J K flip flop is an electronic circuit in which a letter 'J' refer to set and 'k' refer to Reset. Truth Table:- J K...
JK flip flop is an electronic circuit in which a letter 'J' refer to set and 'k' refer to Reset.
Truth Table:-
PS-NS Table(or Present State-Next State):-
Excitation Table or Application Table:-
Circuit Diagram of J-K flip flop using NAND gate:-
Circuit Diagram of J-K flip flop using NOR gate:-
Truth Table:-
| J | K | Q(n+1) | Q(n+1)' | Action |
|---|---|---|---|---|
| 0 | 0 | Q(n) | Q(n)' | No Change |
| 0 | 1 | 0 | 1 | Reset |
| 1 | 0 | 1 | 0 | Set |
| 1 | 0 | Q(n) | Q(n) | Toggle |
PS-NS Table(or Present State-Next State):-
| Q(n) | J | K | Q(n+1) | Q(n+1)' | Action |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 | No Change |
| 0 | 0 | 1 | 0 | 1 | Reset |
| 0 | 1 | 0 | 1 | 0 | Set |
| 0 | 1 | 1 | Q(n)' | Q(n) | Toggle |
| 1 | 0 | 0 | 1 | 0 | No change |
| 1 | 0 | 1 | 0 | 1 | Reset |
| 1 | 1 | 0 | 1 | 0 | Set |
| 1 | 1 | 1 | Q(n)' | Q(n) | Toggle |
Excitation Table or Application Table:-
| Q(n) | Q(n+1) | J | K |
|---|---|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | X | 1 |
| 1 | 1 | X | 0 |
Circuit Diagram of J-K flip flop using NAND gate:-
If you have any query then leave your comments and don't forgot to follow me on Google+,Facebook,Twitter.
COMMENTS